


AX2/7 SYSTEM DIAGRAM



01



SYSTEM CHARGER(ISL6251)
PAGE 40

SYSTEM POWER ISL6237
PAGE 34

DDR II SMDDR_VTERM
1.8V/1.8VSUS(RT8207)
PAGE 37

VCCP +1.1V AND +1.2V(RT204)
PAGE 35

VGACORE(1.1V~1.2V)Oz8118
PAGE 38

CPU CORE ISL6265HRTZ-T
PAGE 36

SMBUS TABLE		
SB--SCL0/SD0	Clock gen/Robson/TV tuner /DDR2/DDR2 thermal/Accelerometer	+3V
	epress card	
	wlan Card	+3VS5
EC--SCL/SD	Battery charge/discharge	+3VPCU
EC--SCL2/SD2	VGA thermal/system thermal	+3V



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Block Diagram		
Date: Thursday, December 24, 2009 Sheet 1 of 42		




PV,delete all external clock GEN reserve material




NB5/RD2



PROJECT : AX2/7
Quanta Computer Inc.


Size Custom	Document Number Clock Generator	Rev 1A
Date: Wednesday, December 23, 2009 Sheet 2 of 42		





PROJECT : AX2/7
Quanta Computer Inc.





[illegible]

40mils width or more





Size Custom	Document Number RS880-HT LINK I/F 1/5	Rev 1A
Date: Thursday, December 24, 2009	Sheet 8 of 42	

Rev	1A
-----	----



PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLT18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVD18	+1.8V	VDDLT33	NC



PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO SB

TO RS880

+1.1V_PCIE_VDDP

SI, C404 change to
reserve only

SI, add AND gate for the reset input
of PCIE devices from AMD recommend

Place within 0.5"
of SB

SI, change pull high
from +3V_VGA to
+3V_DELAY

SI, change from
VGA_RSTA to A_RST#_R

SI, change to 27P

PV, change
to short pad

PCI EXPRESS INTERFACES

PCI INTERFACE

CLOCK GENERATOR

LPC

CPU


RTC

CLOCK GENERATOR

LPC

CPU

RTC





PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number SB820-ACPI/GPIO/USB 2/4	Rev 1A
Date: Thursday, December 24, 2009		Sheet 13 of 42

SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

SATA1

SATA ODD

PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power




PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820

NOTE:

R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

+1.1V_AVDD_SATA
R476 1K/F 4 SATA_CALRP AB14
R472 931/F 4 SATA_CALRN AA14



SI, change to reserve only

T72

SB820M A12

U30

TC7SH08FU

4

2

1

3

SB_SATA_LED#

33

SATA_LED#

3

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263


264

265

266

267

268</




```
internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need
```

PV, add it to force PCIE of SB820 at Gen I


PV, add it to force
PCIE of SB820 at Gen I

It must ready
before RSMRST#




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE DEFAULT	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP DEFAULT	non_Fusion CLOCK MODE DEFAULT	EC ENABLED DEFAULT	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

SB800 HAS 15K INTERNAL PU FOR PCI AD[27:23]



NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



PULL HIGH	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

AL17SZ17000	IC(5P) NL17SZ17DFT2G(SOT-353)	SOT-353
ALUC1G17000	IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5)	SOT23-5





PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number SB820-STRAPS
----------------	--


Rev
1A

Date: Thursday, December 24, 2009 Sheet 16 of 42




MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Samsung - E die Hynix - Orion	64*16- 880MHZ	K4M1G164NE-NC12
0001		64*16- 880MHZ	HS7Q1G638FR-12C
0010		Reserved	Reserved
0011		Reserved	Reserved
0100		Reserved	Reserved
0101		Reserved	Reserved
0110		Reserved	Reserved
0111		Reserved	Reserved
1000		Reserved	Reserved
1001		Reserved	Reserved
1010		Reserved	Reserved
1011		Reserved	Reserved
1100		Reserved	Reserved
1101		Reserved	Reserved
1110		Reserved	Reserved
1111		Reserved	Reserved

	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V



PV, change to reserve only for delete workaround



SI, provide 14M CLK source to solve Park JTAG test block intermittently fails to initialize correctly issue

SI, AMD Document Update change PU to PD

SI, reserve EEPROM to solve Park JTAG test block intermittently fails to initialize correctly issue

PV, delete workaround EEPROM

SI, add R103, remove R165 from AMD update

PV, change to pull low for delete workaround

+3V_DELAY

+3V_DELAY

+3V_DELAY

+3V_DELAY

+3V_DELAY

+3V_DELAY

+3V_DELAY

+3V_DELAY

+3V_DELAY


















+3V_DELAY




+3V_DELAY


+3V_DELAY

+3V_DELAY


+3V_DELAY








PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%




support 16bit
VRAM (64M X 16)

DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
 Note 2 :For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
 For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
 Note 3 : For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
 For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24

MEMORY INTERFACE



Designator	M9X-S2 and M93-S3	Park-S3
Ra	DNI	10K
Rb	0R/Short	51R
Rc	2.2K	DNI
Ca	2.2nF	68pF




For PARK-S3 only
 For M9X-S2/S3 with
 DDR3: this pin is
 not in use.




PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PARK/MEM Interface	1A
Date:	Thursday, December 24, 2009	Sheet 21 of 42




1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB to LVDS for UMA




OPTION SIGNAL FROM PARK to LVDS for discrete







SI, new option for MUXLESS


SI, add C21 from EMI suggest



SI, R34,R35 change to reserve only and add R33,R37 for MUXLESS




PV, add Q9 for BIOS check




Vari bright function


Do not use it




Reserve for EMI



CAMERA



SI, update footprint to 88266-05001-06-5P-L-SMT



PROJECT : AX2/7
Quanta Computer Inc.






Size	Document Number	Rev
Custom	LCD CONN	1A
Date: Thursday, December 24, 2009	Sheet 23 of 42	

CRT PORT

PV, change footprint
to F3_2X1_65-2_8

PV, change footprint to
dsb-dsd-15aebb-15p-v-smt

R20 for UAM & MUXLESS use 140 ohm
for DIS use 150 ohm (AMD)



SI, R4, R10 change
to reserve only and
add R3, R9 for MUXLESS



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number CRT	Rev 1A
Date: Thursday, December 24, 2009 Sheet 24 of 42		

UMA/STRIPE SELECT for HDMI

From RS880M

SI, all add
for MUXLESS

9	C_PEG_TX15	C_PEG_TX15 C410	0.1u/10V 4	TX2 HDMI-L
9	C_PEG_TX#15	C_PEG_TX#15 C406	0.1u/10V 4	TX2 HDMI+L
9	C_PEG_TX14	C_PEG_TX14 C408	0.1u/10V 4	TX1 HDMI-L
9	C_PEG_TX#14	C_PEG_TX#14 C403	0.1u/10V 4	TX1 HDMI+L
9	C_PEG_TX#13	C_PEG_TX#13 C399	0.1u/10V 4	TX0 HDMI-L
9	C_PEG_TX13	C_PEG_TX13 C398	0.1u/10V 4	TX0 HDMI+L
9	C_PEG_TX#12	C_PEG_TX#12 C394	0.1u/10V 4	TXC HDMI-L
9	C_PEG_TX12	C_PEG_TX12 C391	0.1u/10V 4	TXC HDMI+L

for Layout
concern
placement close
north bridge

for Layout
concern
placement close
HDMI conn

TX2 HDMI-L	3	4	0 4P2R 4	TX2 HDMI-
TX2 HDMI+L	1	2		TX2 HDMI+
TX1 HDMI-L	3	4	0 4P2R 4	TX1 HDMI-
TX1 HDMI+L	1	2		TX1 HDMI+
TX0 HDMI-L	3	4	0 4P2R 4	TX0 HDMI-
TX0 HDMI+L	1	2		TX0 HDMI+
TXC HDMI-L	4	3		TXC HDMI-
TXC HDMI+L	1	2		TXC HDMI+

From PARK

18	TX2_HDMI_L+	TX2 HDMI L-	C657	0.1u/10V 4	TX2 HDMI-
18	TX2_HDMI_L+	TX2 HDMI L+	C652	0.1u/10V 4	TX2 HDMI+
18	TX1_HDMI_L-	TX1 HDMI L-	C648	0.1u/10V 4	TX1 HDMI-
18	TX1_HDMI_L+	TX1 HDMI L+	C645	0.1u/10V 4	TX1 HDMI+
18	TX0_HDMI_L-	TX0 HDMI L-	C636	0.1u/10V 4	TX0 HDMI-
18	TX0_HDMI_L+	TX0 HDMI L+	C637	0.1u/10V 4	TX0 HDMI+
18	TXC_HDMI_L-	TXC HDMI L-	C617	0.1u/10V 4	TXC HDMI-
18	TXC_HDMI_L+	TXC HDMI L+	C632	0.1u/10V 4	TXC HDMI+

PV, add for EMI

SI, change to reserve only
for MUXLESS

for Layout
concern
placement close
HDMI conn

4	3	TXC HDMI-
1	2	TXC HDMI+

PV, add for EMI

R380	715F 4	TX2 HDMI+
R382	715F 4	TX2 HDMI-
R376	715F 4	TX2 HDMI+
R377	715F 4	TX1 HDMI-
R367	715F 4	TX0 HDMI+
R364	715F 4	TX0 HDMI-
R362	715F 4	TXC HDMI+
R354	715F 4	TXC HDMI-

UMA RS780M
上 715 ohm CS17152FB17

DIS M92-S
上 499 ohm CS14992FB24

Close to HDMI Connector

SI, change to 715 ohm for MUXLESS

[illegible]

Remove R72 and change Q12 to reserve for MUXLESS

UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin

PV, change to short pad

Add R64, R59, Q11 for MUXLESS

Add R85, Q12

UMA DDC4 is 5V
tolerance, the MOSFET
level shifter no need
Discrete DDC is 3V
tolerance, the MOSFET
level shifter is need

SI, remove R93 , R350 . Add RP30
R94,R351,Q14,Q15 change to
reserve only for MUXLESS

Note:

SD/MMC	MS	XD
SP1		XD_CD#
SP2	SD WP	
SP3	SD CD#	
SP4	SD DAT1	XD D4
SP5	MS BS	XD D5
SP6	MS D1	XD D3
SP7	SD DAT0	MS D0
SP8	SD DAT7	MS D2
SP9	MS INS#	XD D2
SP10	SD DAT6	MS D3
SP11	SD CLK	MS SCLK
SP12	SD DAT5	XD D0
SP13	SD DAT4	XD WP#
SP14	MS D1	XD R/B#
SP15	SD DAT3	XD WE#
SP16	SD DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE

PV, change to short pad


SP7	R517	*0.4/S	MS-D0	SD-D0	XD-D6
SP6	R515	*0.4/S	MS-D1	XD-D3	SD-D1
SP8	R520	*0.4/S	MS-D2	XD-D2	
SP16	R535	*0.4/S	XD-RE#	SD-D5	
SP5	R513	*0.4/S	MS-BS	XD-D5	
SP15	R539	*0.4/S	SD-D3	XD-WE	
SP11	R521	*0.4/S	SD CLK	MS CLK	
SP2	R504	*0.4/S	SD WP		
SP13	R533	*0.4/S	XD-WP#		
SP19	R541	*0.4/S	XD-CLE		
SP4	R514	*0.4/S	XD-D4		
SP10	R521	*0.4/S	MS-D3	XD-D7	
SP14	R534	*0.4/S	XD-RB#		
SP12	R528	*0.4/S	XD-D0		
SP17	R540	*0.4/S	XD-ALE		
SP18	R536	*0.4/S	XD-CE#		
SD CMD R	R529	*0.4/S	SD-CMD		

SP11 Close to Chipset


Can not more than 10p

PV, change to short pad

Add diode for 5158E cardreader driver lost issue




SI, change power source from +3VSUS to +3V




Realtek RTS5159

SI, change to 22P then change to reserve only

SI, Add R537 from vendor suggestion





PIN 13	CLK source	Remark
Floating	12M Hz	Xtal
Pull high	48M Hz	Input to RTS5159 pin48



5 IN1 CARD-READER (PUSH-PUSH)

Support SD/SD PRO/MMC/MS/MS PRO/xD Cards



SI, update footprint to spad-ax2-1np

SI, add CPU & VGA hold pad from EMI request

SI, add for ESD testing

PV, add new pad for new outline

PV , change to short pad

PV, change to reserve only

PV, delete C824

SI , remove L79, L80, L83, L84

PV , add LDO

Place near CODEC

SI , change L6, L7, L8, L9 to CX5A6601001 from EMI suggest

SPEAKER

Place near SPEAKER CONN

SI , add C42, C45, C46, C47 from EMI suggestion

SI , update footprint to 88266-020L-2P-R-SMT

Place near CODEC

PV, change to reserve only

PV , add R427

TO Internal Mic

PC-BEEP



C835 close to C820 and C820 close to chip

SI, remove U35, C681 , add D40 for audio function not stable




PROJECT : AX2/7
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
NB5/RD2	Azalia 92HD75B2X5	
Date: Thursday, December 24, 2009	Sheet 27 of 42	




CPU FAN




Modem CONN




BLUETOOTH




LEFT SIDE USBX2



TOUCH PAD CONN





**To TOUCH
PAD SW board**




SATA HDD CONNECTOR

SI , update P/N : DFHS13FS019

SI , delete CN30 change to ANT CONN




Right SIDE USBX1




NB5/RD2

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number BT/USBX3/TP/HDD	Rev 1A
Date: Thursday, December 24, 2009	Sheet 29 of 42	





POWER BUTTON CONNECTOR




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

KEYBOARD CONN

PV, update footprint to b1135h-32r1a-tand-32p-1-sm









KEYBOARD PULL-UP



SATA CD-ROM

SI, delete CN13 change to ANT CONN






PV, change to reserve only




PROJECT : AX2/7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	KEYBOARD/SW_BOARD/ODD	1A
Date: Thursday, December 24, 2009	Sheet 31 of 42	



SI , enable Vari-bright
need pull low










MAX AKE38FP0Z00 **2M byte**
WINBOND AKE38FP0N01 **SPI**
EON AKE38ZA0Q00 **BIOS**
SOCKET DG008000031



PV, reserve for identify M93-LP VGA chip



Project Model	GPI042
AX 14"	High
AX 15.6"	Low
AX 17.3"	Middle (1.5V)

GPI042 control fan table



Mini PCI-E Card 1 WLAN


33






ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X






VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8









Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLAVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : AX2/7
Quanta Computer Inc.